ISSCC 2007 / SESSION 22 / DIGITAL CIRCUIT INNOVATIONS / 22.9 22.9 A 0.28pJ/b 2Gb/s/ch Transceiver in 9Onm CMOS The schematic of the receiver implementation is shown in Fig. for 10mm On-Chip interconnects Fig. 22.9 .2). The
high static power consumption, leading to relatively high energy are filled with GND-and V,,-connected metal stripes. An exterper bit for low data activity. On the other hand, low-swing nal pattern generator/analyzer generates data and measures schemes [5] often sacrifice bandwidth for power reduction, or BER. The receiver clock is generated externally to adapt its make use of an extra low-voltage power supply. More ideally, a phase to the eye position and to be able to measure eye widths. In transceiver would combine low dynamic and static power with a an application, a simple skew circuit or a source-synchronous high achievable data rate.
approach could be used to generate the proper clock phase. With the presented transceiver, the same high data rates over small RC bandwidth limited on-chip interconnects are possible as With only a series capacitor (AC-coupling), the DC voltage on the with plrevious solutions, but with a 7x lower power consumption. interconnect is not well defined as there is no DC path to one of By using both a capacitive pre-emphasis transmitter and continthe supplies. To control the DC voltage, a load resistor RL and a uous-time DFE, a data rate of 2Gb/s is achieved over a 10mm transconductance G,,, controlled by Vi., are added (see Fig. 22.9.2) . long interconnect. The transceiver consumes only 0.28pJ/b.
By having the time constants C /G,, and RLCwi,, equal, the transfer function resembles the transfer function of the capacitive Acknowledgements: transmitter in Fig. 22 
